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Abstract
Massive levels of integration following Moore’s Law ushered in a paradigm
shift in the way on-chip interconnections were designed. With higher and higher
number of cores on the same die traditional bus based interconnections are no
longer a scalable communication infrastructure. On-chip networks were proposed
enabled a scalable plug-and-play mechanism for interconnecting hundreds of cores
on the same chip. Wired interconnects between the cores in a traditional Networkon-Chip (NoC) system, becomes a bottleneck with increase in the number of cores
thereby increasing the latency and energy to transmit signals over them. Hence,
there has been many alternative emerging interconnect technologies proposed,
namely, 3D, photonic and multi-band RF interconnects. Although they provide
better connectivity, higher speed and higher bandwidth compared to wired
interconnects; they also face challenges with heat dissipation and manufacturing
difficulties. On-chip wireless interconnects is one other alternative proposed which
doesn’t need physical interconnection layout as data travels over the wireless
medium. They are integrated into a hybrid NOC architecture consisting of both
wired and wireless links, which provides higher bandwidth, lower latency, lesser
area overhead and reduced energy dissipation in communication.
However, as the bandwidth of the wireless channels is limited, an efficient
media access control (MAC) scheme is required to enhance the utilization of the
available bandwidth. This thesis proposes using a multiple access mechanism such
as Code Division Multiple Access (CDMA) to enable multiple transmitter–receiver
pairs to send data over the wireless channel simultaneously. It will be shown that
4

such a hybrid wireless NoC with an efficient CDMA based MAC protocol can
significantly increase the performance of the system while lowering the energy
dissipation in data transfer. In this work it is shown that the wireless NoC with the
proposed CDMA based MAC protocol outperformed the wired counterparts and
several other wireless architectures proposed in literature in terms of bandwidth
and packet energy dissipation. Significant gains were observed in packet energy
dissipation and bandwidth even with scaling the system to higher number of cores.
Non-uniform traffic simulations showed that the proposed CDMA-WiNoC was
consistent in bandwidth across all traffic patterns. It is also shown that the CDMA
based MAC scheme does not introduce additional reliability concerns in data
transfer over the on-chip wireless interconnects.
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Chapter 1

Introduction

Integration of transistors on a single chip is increasing at a massive scale
following Moore’s law. While moving into the billion-transistor era, chip designers
are encouraged to come up with computationally powerful processors. Also the
need for higher computational power in several domains ranging from astrophysics,
weather forecasting, and bioinformatics to consumer electronics has further pushed
designers along the same line.

1.1. End of Uniprocessor systems
In, figure 1-1, a plot of the transistor count versus their introduction timeline
is shown, where it can be observed that from the past few years, there is a shift to
incorporate multiple core systems on a chip instead of the traditional single
processor systems.[1]
The traditional method of increasing the operating frequency in a uniprocessor system in order to achieve better performance has reached its limit due to
the soaring power dissipation. Basically the increase in power density (power/area)
and higher switching activity due to increase in frequency results in higher power
dissipation. Hence designers have shifted to designing multiple cores on a single
chip. This surely avoided the limiting frequency problem and increased the
computational power of the system by introducing core-level parallelism. However
it also posed a new challenge of interconnecting these multiple cores. As the number
of cores increases, the interconnection topology becomes critical in determining the
system performance.
11

Figure 1-1: Transistor count & Moore’s law (reproduced from [1])

1.2. Early multi-core interconnections
Initial dual-core systems like IBM Power4/5, Intel Pentium Core Duo systems
had their cores communicating with each other by sharing memory. However if the
number of cores are increased, there is a need for more sophisticated interconnects
to deliver better performance in terms of throughput and latency.
Current multi-core systems predominantly use shared-bus based or a peer to
peer based architecture for interconnecting different cores on a chip. These
architectures work fine for a few cores. However as the number of cores increases,
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in shared bus architecture, the bandwidth available to each core reduces resulting in
lower throughput and increased contention delays. Hence the system becomes non
scalable beyond a certain limit. In case of a peer to peer network, though it provides
good connectivity among cores, it would be impractical to scale the system beyond a
certain limit due to the huge amount of wiring needed to connect all the cores
together. Hence there is a need for a scalable interconnect system which addresses
these issues. Also, the delay exceeding a single clock cycle due to increasing wire
delay with increase in wire length makes it hard to maintain a globally synchronized
system.

1.3. Network-on-Chip Paradigm (NoC)
To overcome the above mentioned problems, research has been going on to
develop a communication centric approach to integrate cores on a single chip. This
new approach of designing scalable communication fabrics between the cores is
called the Network-on-Chip (NoC) paradigm.[2] This approach separates the
processing elements (i.e cores) from the communication network as shown in figure
1-2. It is a scalable plug-and-play system where the communication infrastructure is
isolated from the functionality of the cores. The data, usually in a packetized form
routes between cores over a dedicated interconnection network consisting of
network switches and inter-switch links. Such an approach facilitates reusability
and interoperability of the modules by defining standard interfaces.
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1.4. Switching techniques
For a conventional NOC (network on chip) system, there can be basically
three types of switching that can be considered for data routing. Namely, Circuit
Switching, Packet Switching and Wormhole Switching.
In case of circuit switched networks, a dedicated path is reserved for the
complete duration of the transmission. Eventhough the network bandwidth is
reserved during the transmission it is highly inefficient when there are many nodes
waiting for transmission along the same path which eventually degrades the system
performance.

Figure 1-2: Network-on-Chip architecture
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In case of packet switching, data is divided into packets and sent over the
network to the destination. Eventhough there is no reservation of path for
transmission, the packets needs to be buffered in the switches along the path to the
destination. In an SOC, this means more area overhead for the switches which are
not acceptable as on-chip silicon real estate is limited.
In this research work, wormhole switching is adopted wherein packets are
divided into small units called flow control units or flits. The size of flit is chosen
such that a single flit can traverse a single hop in a single clock cycle. These flits are
transmitted along the network across switches .Hence the large buffer requirement
for the switches are avoided. The first flit or the header flit of a packet contains the
routing information .This information enables the switches to setup the path and the
rest of the flits follow this path in a pipelined fashion [2]. But a problem associated
with such a switching technique is that distinct messages cannot be sent over a
switch at the same time, as the path would be reserved for a particular packet till it
is completely transmitted. Hence to solve this problem a concept called virtual
channels was introduced.

Figure 1-3: Network Switch with virtual channels
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Basically a virtual path is reserved for each distinct message. This is
accomplished by reserving separate buffers for each message in all the switches
along the path, forming a distinct virtual path for each message. Figure 1-3 below
shows a block diagram of how this is accomplished. Here node A and node B are
allocated separate buffers along the path which enables the switch to receive and
send messages from both the nodes, simultaneously using a multiplexer.

1.5. Emerging interconnects
In the future as the technology shrinks, longer wired interconnects would
result in higher power dissipation and delay. According to the International
Technology Roadmap for Semiconductors (ITRS) interconnects are the major
bottlenecks to overcome the power-performance barrier in the future generations.
This clearly indicates the challenges facing future chip designers associated with
traditional scaling of conventional on-chip, metal/dielectric based interconnects. To
enhance the performance of such conventional interconnect-based multi-core chips
a few radically different interconnect technologies are being currently explored;
such as 3D integration, Photonic interconnects and multi-band RF or wireless
interconnects [3,4]. All these new technologies along with appropriate signaling
techniques have been predicted to be capable of enabling multi-core NoC designs,
which improve the speed and energy dissipation in data transfer significantly.
However, these alternative interconnect paradigms are in their formative stage and
need to overcome significant challenges pertaining to integration and reliability.,
The following paragraphs explain each of these emerging interconnects briefly.
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Three-dimensional integration consists of integrating multiple active layers
onto a single chip. Some of the advantages are that it results in lesser hop counts due
to the reduction in the number of interconnections and their average lengths. But as
claimed in [2], it has its disadvantages as well. Due to smaller foot print, the power
density on a 3-D structure would be high which causes high heat dissipation. Also
there are technological challenges in actually fabricating such structures such as
thinning of wafers, inter-device layer alignment, bonding, and interlayer contact
patterning [5]. Moreover, this also increases the risk of manufacturing defects and
also demands new CAD tool which support 3D integration.
In photonic interconnects, wired interconnects are replaced with optical
interconnects. It is stated in [6] that such interconnects would considerably enhance
the bandwidth and decrease latency as the data would be transmitted at the speed
of light. In [7] it is mentioned that due to the low loss in optical waveguides, data
could be transmitted from one end to the other without the need for regeneration
and buffering. However, some of the challenges in this field are the technology
needed to manufacture these photonic devices which is still in preliminary stages.
Also integrating these devices with silicon-compatible circuits under the constraints
of area, delay and other performance metrics remains a challenge.
Normally in a wired interconnect; data is transmitted by charging and
discharging of wires to a certain voltage signifying a ‘0’ or a ‘1’. However, in multiband RF interconnects, data is transmitted by sending electromagnetic (EM) waves
along the wires that act as transmission lines. The data is modulated onto a carrier
using amplitude or phase shift keying [8]. Data bandwidth over the wire can be
17

increased by combining multiple non-overlapping carriers onto a single
transmission line. Also, EM waves travel at the speed of light. Hence, low latency and
high bandwidth communication can be achieved. However, designing high
frequency oscillators and filters on the chip for the transceivers is a non-trivial
challenge.
On-chip wireless interconnects is an alternative to wired links wherein long
wired paths are replaced with wireless interconnects. In addition to better
bandwidth utilization, lower delays and avoiding cross-talk interference in wired
interconnects, it also stands out from the rest of the emerging interconnects in the
sense that, they don’t need physical interconnection layouts as data travels in free
space.
Long range wireless shortcuts were introduced between distant cores on the
chip in [3]. However, the limited bandwidth of the wireless channels at such high
frequencies limits the achievable performance benefits. In this work Code Division
Multiple Access (CDMA) based long-range wireless links are used to enable multiple
transmitters sharing the wireless channel simultaneously. It is already shown in [4]
increasing the number of parallel communications over the wireless channel can
improve the performance as the network is better connected even though the total
wireless bandwidth is shared between the links. An inherently adaptive CDMA
scheme is proposed which can adapt to different traffic patterns in the NoC.
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1.6. Thesis Contributions
In this thesis work it will be demonstrated that by using CDMA based
wireless interconnects along with small-world architectures, the wireless NoCs can
be designed to achieve higher throughput and dissipate lower energy compared to
the conventional wired/wireless counterparts without significant area overheads.
The following point summarizes the contributions made during this work.
 Proposed Network Architecture
o CDMA based multiple access MAC protocol design for the wireless
medium
o RTL level design of the CDMA Encoder/Decoder
o S-parameter analysis of the on-chip metal antennas to determine the
bandwidth and central frequency of operation of the proposed onchip antennas
 Reliability analysis
o Reliability analysis of the CDMA based MAC protocol over the wireless
medium.
 Experimental results
o Develop a cycle accurate simulator to implement the wireless NoC
architectures with 3-stage switches namely, input, output arbitrations
and routing to determine the following parameters
o Obtain experimental results of the proposed CDMA based wireless
NoC architecture with other wired and wireless architectures with
respect to the following parameters using the cycle accurate simulator
19
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Chapter 2

Related Work

There have been many NOC architectures proposed. In [2], the authors lists
the most prominent interconnect architectures suggested so far which includes
SPIN

(Scalable,

Programmable,

Integrated

Network),

CLICHE

(Chip-Level

Integration of Communicating Heterogeneous Elements), torus, folded torus,
octagon and Butterfly Fat-Tree (BFT). However if all of these topologies are
implemented as completely wired interconnects, none of them would be scalable
beyond a certain point. This is because as the technology shrinks, delay and power
dissipations on traditional metal wires become the limiting factor in performance
compared to gate delays. Also as the wires become thinner, they become more
susceptible to noise and thus become less reliable. In this research work, wireless
interconnects are proposed as an alternative to wired interconnects to avoid these
problems.
Recently, the design of a wireless NoC based on CMOS Ultra Wideband
(UWB) technology was proposed [9]. In [10] a wireless Media Access Control (MAC)
protocol based on time-multiplexing of ultra-short pulses from the UWB
transceivers was proposed to enable concurrent use of the wireless channels. The
antennas used in [10] were of length 2.98mm and had a transmission range of
1mm.Considering a 20 mm X 20 mm die area, this architecture would require multihop communications over the wireless channels. Also the overheads of the wireless
links would not be justifiable with a 1mm transmission range antennas compared to
a wired link. Moreover, generating high frequency carriers for UWB transceivers on
a chip is in itself a big challenge. In [11] the design of on-chip wireless
21

communication network with miniature antennas and simple transceivers that
operate at the sub-THz range of 100-500 GHz has been proposed. Design of a
wireless NoC using the small-world topology using carbon nanotube (CNT)
antennas operating in the THz frequency range is elaborated in [4]. Due to the
possibility of tuning CNT antennas to various frequencies it was possible to
communicate using Frequency Division Multiplexing (FDM) on non-overlapping
channels. However, challenges of fabrication and integration of CNT antennas with
CMOS processes may hinder its adoption in the near future. In [3] design of a
wireless NoC with CMOS compatible mm-wave transceivers was proposed. The
access to transfer data over the wireless channel was shared between multiple
transmitters using a token passing mechanism. This granted access of the wireless
medium to only one transmitter at a time. In [12] combination of Time and
Frequency Division Multiplexing is used to transfer data over inter-router wireless
express channels. However, the issues of inter-channel interference due to multiple
adjacent frequency channels remain unresolved in this work. In [13] and [14] digital
implementations of a CDMA-based wireline NoC were proposed. However, both
these CDMA based NoCs have centralized controllers that allocate codes to the
transceivers and add the encoded CDMA bits (chips) prior to sending over the NoC
fabric. Such centralized control schemes are not suitable for the distributed MAC
protocol desired in the Wireless NoC. In this work a wireless NoC architecture using
CDMA based wireless links is proposed.
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Chapter 3

Network Architecture

All these interconnect technologies have been used in existing NoC platforms
without significant architectural innovations, which undermines the performance
gains. However, the emerging technologies make direct connections between
physically distant cores on the chip viable due to their high communication
bandwidth and low power dissipation characteristics. This allows innovation in the
design of the NoC architecture to maximize the utilization of the performance
benefits of these emerging interconnects, specifically the wireless communication
channels. Many naturally occurring networks are known to have the so-called smallworld property. Networks with the small-world property have a very short average
path length, which is commonly measured as the number of hops between any pair
of nodes. The average shortest path length of small-world graphs is bounded by a
polynomial in log(N), where N is the number of nodes, which makes them
particularly interesting for efficient communication with minimal resources [15,
16]. This feature of small-world graphs makes them particularly attractive for
constructing scalable WiNoCs. Most complex networks, such as social networks, the
Internet, as well as certain parts of the brain exhibit the small-world property. This
makes them scalable with increase in system size. Thus such connection topologies
are suitable for modern multi-core systems, which have hundreds of cores on a
single die. The adopted small-world topology essentially inserts long-range links in
the NoC. However, long wireline interconnects incur high energy dissipation and
latency in data transfer. So as many long-range links as possible are replaced with
wireless interconnects based on the number of CDMA channels as discussed later in
23

this section. First the adopted scalable small-world based wireless NoC architecture
is discussed and then the CDMA based wireless interconnects are described which
make the NoC more energy efficient.

3.1. Small World topology
In the proposed topology, each core is connected to a NoC switch and the
switches are interconnected using wireline and wireless links. The topology is a
small-world network where the links between switches are established following a
power law distribution as shown below.

P (i, j ) =

l ij− α f ijβ

∑ ∑
∀i

l ij− α f ijβ

∀j

(1)

where, the probability of establishing a link, between two switches, i and j,
P(i,j), separated by an Euclidean distance of lij is proportional to the distance raised
to a finite power [16]. The distance is obtained by considering a tile-based floorplan
of the cores on the die. The frequency of traffic interaction between the cores, fij, is
also factored into (1) so that more frequently communicating cores have a higher
probability of having a direct link. This frequency is expressed as the percentage of
traffic generated from i that is addressed to j. This frequency distribution is based
on the particular application mapped to the overall NoC and is hence known prior to
wireless link insertion. Therefore, the apriori knowledge of the traffic pattern is
used to establish the topology with a correlation between traffic distribution across
the NoC and network configuration as in [17]. This optimizes the network
architecture for non-uniform traffic scenarios. The parameters, α and β govern the
24

nature of connectivity and the significance of the traffic pattern on the topology
respectively. Higher the value of alpha, lesser the number of longer links which
brings down the total wiring cost for the system. Also,it is established in [16] that
choosing a value of α<D+1, where D is the dimension of the network a small-world
network connectivity can be established. In our case the NoC is arranged in a 2D tile
and consequently, D=2. The value of α was chosen to be 1.8 to establish a smallworld connectivity [16] for which it also noticed that the system has maximum
throughput with minimum wiring cost. β is chosen to be 1 to account for traffic
interactions while establishing the links. As the links

are

established

probabilistically following (1) the number of ports of each switch may not be the
same. The average number of ports per switch is however constrained to be 5 to
have the total number of connections same as that of a mesh. An upper bound of 9
ports was imposed on each switch such that no switch becomes unrealistically large.
This work focuses on the performance of a wireless NoC with small-world topology
by taking into consideration physical parameters like interconnect characteristics.
As long wired interconnects are extremely costly both in terms of power and latency
wireless links are used to realize as many long-range links as possible. The number
of wireless transceivers depends on the number of CDMA channels created. As the
particular antenna chosen is not directional in its radiation pattern as discussed in
section later any transceiver can communicate with any other transceiver on the
chip and form a fully connected wireless network overlaid on the wireline smallworld topology.
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Figure 3-1 :CDMA-WiNoC Architecture

Starting with the longest, the long-range links are realized with the wireless
interconnects until all the channels are used up to form the overlaid fully connected
wireless network. Figure.3-1 represents such a CDMA-WiNoC with 25 cores where
each core is associated with a NoC switch (not shown for clarity).

3.2. On-chip Antennas
Suitable on-chip antennas are necessary to establish wireless links for
WiNoCs. In [12] the authors demonstrated the performance of silicon integrated onchip antennas for intra- and inter-chip communication. They have primarily used
metal zig-zag antennas operating in the range of tens of GHz. Design of an ultra-
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wideband (UWB) antenna for inter- and intra-chip communication is elaborated in
[18]. This particular antenna was used in the design of a wireless NoC [9] mentioned
earlier in chapter 1. The above mentioned antennas principally operate in the
millimeter wave (tens of GHz) range and consequently their sizes are on the order of
a few millimeters. If the transmission frequencies can be increased to THz/optical
range then the corresponding antenna sizes decrease, occupying much less chip real
estate. Characteristics of metal antennas operating in the optical and near-infrared
region of the spectrum of up to 750 THz have been studied [19]. Antenna
characteristics of carbon nanotubes (CNTs) in the THz/optical frequency range have
also been investigated both theoretically and experimentally [20-21]. Although CNT
antennas will support higher data bandwidth but significant manufacturing
challenges need to be overcome to make them feasible for adoption in mainstream
chip fabrication processes. That is why a metal based CMOS process compatible
antenna structure is used in this work which can be adopted in the near future.
The on-chip antenna for the proposed wireless NoC has to provide the best
power gain for the smallest area overhead. A metal zig-zag antenna [22] has been
demonstrated to possess these characteristics. This antenna also has negligible
effect of rotation (relative angle between transmitting and receiving antennas) on
received signal strength, making it most suitable for on-chip wireless interconnects.
This thesis work uses the zig-zag antenna used in [3] designed with 10μm trace
width, 60μm arm length and 30° bend as shown in figure 3-2(a). The axial length
depends on the operating frequency of the antenna
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Figure 3-2(b) shows the placement of the antenna on the die. Figure 3-3 shows the
S12 characteristics of a pair of such zig-zag antennas. As can be seen the operating
frequency of the antennas is around 60GHz and can sustain a 3dB bandwidth of
16GHz.

Figure 3-2 (a) On-chip metal zig-zag antenna(reproduced from [3]) (b) On-chip antenna placement
on the die(reproduced from [23])

Figure 3-3 :S-parameter plot of Metal Zig-zag antenna
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3.3. MAC for Wireless Interconnects
All the wireless transceivers operate in the same frequency channel and hence an
appropriate medium access mechanism is required to grant access of the shared
wireless medium to a particular transmitter. The adopted small-world topology
inserts long-range links in the NoC. However, long wireline interconnects incur high
energy dissipation and latency in data transfer. So as many long-range links as
possible is replaced with wireless interconnects. As the wireless links connect
distant cores on the chip, the wireless nodes have to be distributed over long
distances. Hence, it is difficult to have a centralized arbitration mechanism which
will grant access of the wireless medium to the transmitters. As this would require
laying out and transmitting signals over long wires connecting the arbiter to the
wireless transceivers. In [3] a token passing protocol was developed to grant access
of the shared wireless medium to a single transmitter at any instant of time. This
restricted the communication over the wireless medium to only a particular pair. In
this work a distributed multiple access mechanism is proposed for the wireless
medium such that there can be simultaneous communication between multiple
pairs of source and destinations. In order to enable multiple simultaneous accesses
to the wireless medium a CDMA based MAC is proposed in the WiNoC. In this case
multiple source and destination pairs can access the wireless medium
simultaneously without any centralized control or arbitration. Using CDMA each
transmitter encodes its bits using a unique codeword consisting of multiple code
bits called chips, before transmission. Each code is orthogonal to the other codes
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such that the crosscorrelation between different codewords is zero. This eliminates
the interference between transmissions from different wireless transceivers using
different codewords.
3.3.1 CDMA MAC protocol
As the longest links will be wireless, the NoC switches equipped with the
wireless transceivers will be spread over the chip and would require a distributed
and scalable mechanism to access the medium without collision and interference.
Thus a Direct Sequence Spread Spectrum (DSSS) CDMA based scheme is proposed to
establish multiple simultaneous code-channels between multiple wireless switches.
In this work Walsh codes are used to create orthogonal code-channels for multiple
access of the wireless medium. Walsh codes are commonly used in many CDMA
applications as they have a low spreading factor. Spreading factor can be defined as
the number of chips in a single codeword. As each bit in encoded into one of these
codewords the effective data transfer rate decreases by the spreading factor. Hence,
a lower spreading factor impacts the bandwidth of the individual code-channels
less.
This particular form of CDMA that is proposed to adopt for the WiNoC in this
work actually results in decreasing the effective data transmission bandwidth per
channel as each bit is encoded into a codeword consisting of several chips before
transmission. However, it is shown in [4] that the same aggregate wireless
bandwidth when distributed into multiple links improves performance of the
wireless NoC compared to a single link with high bandwidth. The adopted Walsh
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codes have as many orthogonal codewords as the number of chips. For instance, in a
set of Walsh codes with eight chips there are eight orthogonal codewords. However,
only seven out of them are balanced with equal number of high and low chips which
is required for the simple digital correlator in the CDMA receiver. This implies that
seven wireless channels can operate simultaneously. Consequently, the overall
performance of the CDMA enabled wireless NoC can be predicted to be better
compared to a token passing medium access mechanism which enables
communication only between a single pair of wireless switches at a time.
3.3.2 CDMA MAC protocol adaptability
Several applications require multicast data transfer such as passing global
states, managing the network and implementing cache coherency. Therefore the
adopted CDMA protocol must be adaptive to various types of traffic namely unicast,
multicast or broadcast in the NoC. A collision-free T (transmitter)-protocol [13] is
adopted in which each transmitter encodes the data according to a unique code. At
the receiver the received signal is correlated with all the code words to decode the
transmissions from each transmitter. So the T-protocol can operate normally under
one-to-one (uniform random) or many-to-one (hotspot) type of traffic scenarios
where each receiver can receive data from multiple transmitters at the same time on
different code-channels specific to each transmitter. Also, the T-protocol naturally
supports one-to-many (multicast or broadcast) traffic conditions as each receiver
receives data from all the transmitters at the same time. The receivers check the
address information in the data to accept and route it farther if it is intended for the
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particular wireless switch. The adopted scheme enables concurrent unicast and
multicast from different sources as well. Thus the CDMA MAC supports both unicast
and multicast traffic patterns. It is completely distributed and does not require
centralized control or arbitration circuitry, as any transmitter can encode and
transmit data independently of other transmitters.
3.3.3 CDMA MAC Encoder/Decoder
The encoding can be performed digitally by simply XORing the bit and the
codeword. The result is then modulated and mixed with the carrier using a Binary
Phase Shift Keying (BPSK) modulator [24]. Figure 3-3 shows the proposed CDMA
based transmitter.

Figure 3-3 :Adopted CDMA encoder

At the receiver, the CDMA decoder is combined with the BPSK demodulator
[24]. After passing through the Low Noise Amplifier (LNA) and mixing the received
signal with the carrier, a high speed Analog to Digital Converter (ADC) [25] will
convert the received signal to its corresponding digital form. To digitally decode the
received CDMA signal, orthogonal as well as balanced Walsh codes are required
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[13]. Orthogonal codes ensure that in the ideal case when all the transmitters are
synchronized such that they send bits at exactly the same time, the correlation
between different code-channels is zero and bits transmitted in other channels do
not affect the received bit. The correlator is digitally implemented by an
accumulator [13], which either adds or subtracts the received signal depending on
whether that particular code chip of the Walsh code is high or low respectively.
Balanced codes have an equal number of high and low valued chips. Consequently,
the sign of the result can be used to determine the transmitted bit. Figure 3-4 shows
the CDMA based receiver.

Figure 3-4: Adopted CDMA decoder
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3.4. Data Routing
Wormhole routing policy is adopted for the proposed NoC where data
packets are broken down into smaller flow control units (flits) such that a whole flit
can be transmitted over a NoC link together. The small-world topology is essentially
a random network. The adopted routing policy should not introduce substantial
computational overheads and hence be distributed in nature. In addition it should
be deadlock and livelock free as well. In order to achieve this Tree-based Routing
Architecture for Irregular Networks (TRAIN) algorithm [26] is adopted. A Minimum
Spanning Tree (MST) of the network is created and data routed along the MST. The
other links not included in the MST are then introduced as shortcuts. An allowed
route never uses a link in the up direction along the tree after it has been in the
down path once. The shortcuts are used for packet transmission only if they provide
a shorter path to the destination than the route along the MST while flits are routed
upwards along a branch. Hence, channel dependency cycles are prohibited and
deadlock freedom is achieved. Livelock is avoided because each packet has a fixed
path from its source to destination.

3.5. Experimental results
In this section experimental results are presented to evaluate the
performance of the CDMA-WiNoC. For our experiments a cycle accurate simulator is
used in implementing the NoC architectures with 3-stage switches namely, input,
output arbitrations and routing. All the ports have 4 input and output virtual
channels each of 2 flit depth. The CDMA receivers have an increased buffer depth of
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32 flits to accommodate simultaneous reception from multiple sources. All the NoC
components are driven with a 2.5GHz clock. If the wireline links are long enough to
take more than 1 clock cycle for transmission of a flit they are pipelined by insertion
of FIFO buffers such that between any two stages it is possible to transfer an entire
flit in 1 clock cycle. The on-chip zig-zag antennas are able to provide a bandwidth of
16GHz around a center frequency of 60GHz [3]. The transceivers [24] are able to
sustain a maximum data rate of 6Gbps. All the wireless switches are equipped with
the same transceivers. The Walsh codes result in spreading or widening the
spectrum of the transmitted bits by a spreading factor depending on the number of
code chips. Walsh codes with 8 chips per code were chosen resulting is a spreading
factor of 8. The digital decoding technique adopted requires balanced code words
where the numbers of high and low chips are the same. The number of balanced
orthogonal Walsh codes with 8 chips is 7 [13]. Hence, there can be 7 wireless
switches, each with its unique code for transmission. A flit size of 32 bits and a
packet size of 64 flits are considered. The following table summarizes the simulation
parameters used for obtaining the experimental results.
Simulation Parameters
No. of transceivers
Flits
Packet/Message
Virtual Channels
Bufferdepth
Number of cores/switches
Injection load(flits/core/cycle)
Traffic
Routing

Value
7
32 bits
64 flits
4
2
64,128,256
.1 to 1
Uniform and Non-uniform
Wormhole

Table 3-1: Setup Constraints
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The metrics for performance evaluation are throughput, bandwidth and
packet energy dissipation. Throughput is measured as the number of flits
successfully routed to their destinations per core per clock cycle. Bandwidth is the
number of bits successfully routed per second. Bandwidth β, is related to
throughput t, according to the following equation.
 = 

(2)

Where, w is the number of bits in a flit, N is the number of cores and f is the
clock frequency. Packet energy is the energy dissipated in the transmission of a
packet from source to destination on average. The packet energy, Epkt can be
computed from equation 3.
φ

n pkt

∑ ∑ (η
E pkt =

i =1

wire ,ij

E wire + η wireless ,ij E wireless + η buf ,ij Ebuf )

j =1

n pkt

(3)

In (3), ηwire,ij, ηwireless,ij and ηbuf,ij are the numbers of hops the ith flit of the jth
packet makes on wireline links, wireless links and the number of cycles it waits in
the switch buffers due to congestions respectively.

and npkt are the number of flits

and packets successfully routed through the network over the duration of the
simulation. Ewire, Ewireless, Ebuf are the energy dissipated by a flit traversing a single
hop on the wired link, wireless link and while waiting in the buffers in case of a
congestion respectively.
Figure 3-5 shows the achievable throughput of the proposed CDMA-WiNoC
for a 64 , 128 AND 256 core systems with offered injection load. For comparison the
throughput of a conventional wireline mesh and the small-world NoC without any
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wireless links (SWNoC) are shown to exhibit the gains due to the CDMA links. It can
be observed that the SWNoC outperform the mesh due to better connectivity of the
small-world network based topology which has lower average distances between
cores. The CDMA-WiNoC even outperforms the SWNoC due to the concurrent CDMA
based wireless links overlaid on the SWNoC.

(a)

(b)

(c)
Figure 3-5: Throughput of CDMA-WiNoCs with (a)64 cores (b)128 cores (c)256 cores
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Figure 3-6 shows the peak achievable bandwidth of the conventional mesh,
SWNoC and CDMA-WiNoC for three different system sizes of 64, 128 and 256 cores
[27]. It can be seen that the small-world based topologies outperform the
conventional multi-hop wireline mesh significantly. The gain in peak achievable
bandwidth of the SWNoC and the CDMA-WiNoC over the mesh increases with
increase in system size as shown in table 3.2. This is because the average shortest
path length of small-world graphs is bounded by a polynomial in log(N), where N is
the number of nodes. Consequently the small world networks are more scalable
compared to regular network like mesh. The CDMA-WiNoC architecture is formed
by replacing the longest wireline links in the SWNoC by a fully connected wireless
network. Hence the bandwidth of the CDMA-WiNoC is even better than the SWNoC.
The total wireless bandwidth remains constant for all system sizes as we have used
seven transceivers for all the sizes considered. This additional wireless bandwidth is
relatively more significant for a smaller system size which has less overall
bandwidth. This results in slightly higher gain for the CDMA-WiNoC over the SWNoC
for smaller system sizes as shown in table 3.2. However the gain in bandwidth of the
CDMA-WiNoC over SWNoC asymptotically converges to a constant value as the
number of transceivers remain the same for all system sizes. This is because the
small-world topology scales well with increase in size, as the average distance
between cores is significantly less in compared to regular multi-hop topologies like
mesh. The CDMA-WiNoC performs better than the wireline SWNoC due to the high
bandwidth long range CDMA wireless links
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System Size

SWNoC to mesh

CDMA-WiNoC to
mesh

CDMA-WiNoC to
SWNoC

64

1.62

1.91

1.17

128

2.75

2.95

1.07

256

3.10

3.32

1.06

Table 3-2: Bandwidth gains of CDMA-WiNoC and SWNoC over mesh with increasing system size

Figure 3-6: Peak achievable bandwidth of mesh, SWNoC and CDMA-WiNoCs for 64,128 and 256 core
systems

The transmitted power on the wireless channels is given by the following equation.

PT = N f + SNR − G a

(4)

Where, the receiver noise floor, Nf is computed for the particular bandwidth

€ and center frequency of the receiver. An SNR of 15dB results in a BER of less than
10



for the BPSK modulated scheme adopted here. Hence we assume an effective

SNR of 15dB to estimate the required transmitted power over the wireless channels
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as this SNR results in a BER comparable to that of wireline interconnects. In the next
chapter we will show that the CDMA scheme with possible misalignments in bit
transmission times due to lack of synchronization does not reduce the SNR further.
Consequently, this SNR enables us to achieve a reasonable reliable data transfer
over the on-chip wireless links. The antenna-pair (Tx-Rx) gain, Ga for the particular
antennas used is obtained from [3]. Additionally, the power dissipation of the CDMA
codec and the ADC are also considered. The energy dissipation of the NoC switches
and the CDMA codecs are obtained from post synthesis RTL using 65nm standard
cell libraries. The energy dissipation of the wireline links are obtained from Cadence
layout tools considering their actual dimensions obtained from assuming a tilebased floorplan of the NoC on a 20mmx20mm die area.

Figure 3-7: Packet energy dissipation of mesh, SWNoC and CDMA-WiNoCs for 64,128 and 256 core
systems

Figure 3-7 shows the packet energy dissipation of the CDMA-WiNoC for the
different system sizes considered here. The wireline architectures like conventional
mesh and SWNoC are also presented for comparison. The gains in packet energy
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dissipation are significant and grow with increase in system size. In a regular multihop NoC like the mesh the packet energy dissipation increases significantly with
increase in system size as packets have to travel over longer distances due to an
increase in the average distance between the cores. The small-world architecture of
the SWNoC and the CDMA-WiNoC are more scalable as their average distances do
not increase significantly. Due to their strategic placement, packets use the long
range low energy wireless links whenever they are traveling between distant cores.
Bypassing the multihop long distance wireline paths using the low energy wireless
paths reduce the packet energy dissipation significantly. Although the small-world
connectivity of the SWNoC improves its bandwidth, the data has to travel over long
range wireline links which consumes significant amount of energy limiting the gains
in packet energy dissipation of the SWNoC architecture compared to the CDMAWiNoC.
Figure 3-8 shows a detailed breakup of the various components of packet
energy dissipation for the various architectures considered for a 64 core system.
The comparison between the wireline mesh and SWNoC shows how the small-world
topology having a more efficient connectivity results in savings in energy
dissipation. The CDMA-WiNoC saves even more energy as those flits preferentially
take the high bandwidth wireless links which dissipate orders of magnitude less
power for such long distance communication. Higher bandwidth of the CDMAwireless links channelizes data through the low-energy wireless links and hence the
energy dissipation per packet is significantly less compared to the wired
counterparts.
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Figure 3-8: Energy breakup comparison for (a)Mesh(b)SWNoC(c)CDMA-WiNoC

Figure 3-9 represents a comparative performance evaluation of the proposed
CDMA-WiNoC with other wireless NoCs proposed in literature for a system size of
64 cores. The CDMA-WiNoC is compared with the SDMAC based wireless NoC
(SDMAC) [9], the WiNoC with token passing medium access protocol (T-WiNoC) [3]
and the CNT antennas based small-world WiNoC [4]. The peak achievable
bandwidth is the maximum for the CNT based WiNoC as the wireless channels are at
a much higher frequency providing significantly higher wireless bandwidth
42

compared to the metal antenna based WiNoCs.However, manufacturing CNT
antennas for large-scale production is defect prone and may result in high rates of
failures. The metal antenna based architectures are therefore readily CMOS
manufacturing process compatible and are a more near-term solution to the
problem of soaring energy dissipation in data transfer over a NoC. Among the metal
antenna based architectures the CDMA-WiNoC performs the best with the highest
bandwidth. This is because the SDMAC architecture relies on multi-hop wireless
paths between cores and in the T-WiNoC only a single wireless link whose
transmitter possesses the token is active at any instant of time. The long range
concurrent CDMA based wireless links enhance the performance of the NoC
significantly. Due to higher bandwidth, the packet energy of the CDMA-WiNoC is
also the lowest. However, the CNT based WiNoC dissipates even less energy as the
transceivers are designed using ultra low-power electro-optic devices.

Figure 3-9: Peak Bandwidth and Packet Energy dissipation comparison of various Wireless NoCs
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Figure 3-10 represents peak achievable bandwidth of the CDMA-WiNoC with
64 cores with non-uniform traffic patterns. To simulate synthetic traffic hotspot and
transpose traffic were chosen. For hotspot traffic all the cores sent 20% of all
packets they generated to an arbitrarily chosen core. In transpose traffic all cores
only send packets to cores that are diametrically opposite to itself on the die. To
model application based traffic, a 256-point fast Fourier transform (FFT) application
was considered, wherein each core performs a 4-point radix-2 FFT computation.

Figure 3-10: Peak achievable bandwidth comparison of various non-uniform traffic on CDMAWiNoCs

One advantage of the CDMA based WiNoC is its inherent suitability for
multicast traffic. Since, the antennas are not directional they transmit power in to all
the other transceivers. Hence results are also presented for multicast traffic
patterns. For simulating multicast traffic we consider one core injecting multicast
traffic for 3 other cores. We have considered 50% of the traffic injected from that
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source to be multicast as a case study. It can be seen that for all the traffic patterns
the CDMA-WiNoC outperforms the wireline SWNoC.
Figure 3-11 shows the area overheads of the CDMA-WiNoC compared to that
of a conventional mesh for all the sizes considered in this work. Each zig-zag
antenna is 0.33mm long. The CDMA codec, the modulator/demodulator, the ADC
and the wireless ports add area overheads to the NoC switches with wireless
capability. As the number of wireline links and ports are same as that of a mesh the
NoC switch area is similar to that of a mesh. The overhead is primarily due to the
wireless transceivers and antennas. As the number of wireless transceivers does not
change with size the overhead is also constant with respect to the system size.

Figure 3-11: Area overhead comparison of CDMA-WiNoC with other wired NoCs
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Next chapter presents the reliability issues of this CDMA based wireless NoC
and present an analytical model to evaluate the bit error rate (BER) of the wireless
channels.
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Chapter 4

Reliability analysis of the CDMA-WiNoC

The transmitted CDMA bits over the wireless medium from the various
wireless nodes may arrive at each receiver in an out of synchronization manner.
This could happen as the data transmission over the wireless medium happens in a
truly distributed manner where each transmitter cannot be perfectly synchronized
due to their physical separation. This results in difference in clock phases. As the
Walsh Codes used in the work are no longer orthogonal if the chips from different
transmitters arrive at different times, the probability of erroneous detection
increases.

4.1. Analytical Model
This section discusses on the development of an analytical model to compute
the bit error rate (BER) of the CDMA enabled wireless links and use it evaluate the
worst case BERs in the proposed system. The analysis follows the works in [28] and
[29] that studied CDMA for standard radio communication devices. Here, the study
is summarized for completeness of presentation and adapted where necessary to
the particularities of CDMA applied in an on-chip scenario.
Figure 4-1 shows a simplified diagram for the CDMA system under

consideration. The th transmitter is assigned a CDMA spreading code sequence




= ±1 of infinite duration but periodic with period  =  ,where  is the




duration of each code chip and  is the duration of an information bit. For wireless

transmission, each chip multiplies a pulse shaping signal   resulting in the
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CDMA code waveform  = ∑∞
!


∞   

−   . In the proposed system, the

spreading codes assigned to two transmitters are orthogonal to each other, which
implies that the CDMA code waveforms from two transmitters are such that
"(  # d = $


1, if  = %,
0, if  ≠ %.

(5)

Figure 4-1. Simplified diagram for the CDMA system

Consequently, the th transmitter will emit a signal of the form

√2+ ,  cos0  + 2 , where + is the signal power (no power control is

implemented), 0 is the carrier angular frequency, 2 is the th carrier phase and

,  = ∑∞
3!

∞ ,,3  

− 4 is the sequence (assumed of infinite duration) of

information bits ,,3 = ±1. Over the wireless channel, all the transmitted waveforms

overlap in time and frequency (modeled as an adder in Figure 4-1). Consequently,
the received signal is
9

5 = 6 √2+  −  ,  −   cos0  −   + 2  + 7,
!
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6

where 7 is the background noise, modeled as an additive white Gaussian noise

(AWGN) random process, : is the number of transmitters and  is a delay
associated with the th transmission. In the on-chip wireless interconnects, 

accounts for all possible timing mismatches between the transmitted and the
interfering signal. This is caused by misalignment of clocking signals as well as the
variation in propagation delay along the different paths of the transmitter and the
interferers to the receiver. By accounting for this mismatch the possible lack of
synchronization in transmission from the transmitters is considered. This delay
affects the reliability of the proposed CDMA scheme in a key fashion because, as will
be seen soon, it undoes the orthogonality property of the spreading codes.
Next it is considered that the signal of interest to be extracted at the receiver

is the one from the ;th transmitter; all other transmissions introduce interference.

For this signal, it is assumed without loss of generality that < = 0 and 2< = 0. This
implies that the phase and delay from other carriers are expressed with respect to
that of the ;th transmitter.

In order to extract the information bit stream from the ;th transmitter, the

received signal (2) is passed through a filter matched to the signal <  cos0 ,
resulting in the detection decision metric =< = Ψ<,> + Ψ<,? + Ψ<,@ , where


Ψ<,> = √2+ A <B  ,< cos0 B d,
(

is the component from the ;th transmitter’s signal,
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7

9



Ψ<,? = √2+ 6 A <   −   ,  −   cos0  −   + 2  cos0  d ,
! (
D<

8

is the component from transmitters other than the ;th transmitter, and

Ψ<,@ = √2+ "( 7 <  cos0  d,


(9)

is the component from the filtered AWGN noise. Being the result of a linear
processing on a zero-mean Gaussian random variable, Ψ<,@ is also a Gaussian

random variable with zero mean and variance FGBH . This variance, which is the noise
power at the output of the matched filter, depends on the noise power spectrum
density at the input of the filter and on the bandwidth of the filter. Using the
observations that <B  = 1 and that over the integration interval 0 ≤  < ,

,<  = ,<( (the bit with index 0 in the ;th transmitter’s bitstream), solving the
integral (3) results in Ψ<,> = K+/2 ,<( . In solving the integral (3) is also assumed

that a resulting term sin20 /0 is negligible because usually 0 ≫ 1/.

The component Ψ<,? at the output of the matched filter is the interference from

other transmitters on the ;th transmitter’s received signal. As commented earlier,
this interference is due to the loss of orthogonality between the CDMA code
waveforms from different transmitters. The orthogonality is lost because of the

misalignment in transmission between the transmitters which, relative to the ;th

transmitter’s transmission, is measured through the time  . This misalignment is

due to the fact that the transmitter and the interfering transmitters are at different
distances from the receiver. Consequently, the bits arrive at the receiver at different
instants without synchronization. The effect of this delay is illustrated in Figure 4-2,
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where it can be seen how the code sequence from the ;th and th transmitter
transmitters are not aligned as they should so as to be orthogonal (Figure 4-2
depicts also the fact that the spreading sequences are periodic).

Figure 4-2. CDMA signals misalignment

( P = Q, RS = T and U ≤ TVW ≤ XS ≤ YVW ≤ V )

As shown in [28], solving (4) results in
9
Ψ<,? = K+/2 ∑!
Z,,  [\< 4 −  + \< 4 −  + 1 − \< (4 − ))( −
D<

4  )] + ,,( [\< (4 ) + (\< (4 + 1 − \< (4 ))( − 4  )]^ cos(2 − 0  ), (10)

where 4 indicates to how many integer chip durations the delay  corresponds to,
0 ≤ 4  ≤  ≤ (4 + 1) ≤ , and
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 ,

1 −  ≤ 7 ≤ 0.

(11)

It can be seen that the expression for Ψ<,? depends on cos2 − 0   for each

transmitter . In order to consider the worst possible case for interference, without

loss of generality, it is assumed hereafter that 2 − 0  = 0. With this, the
interference power, denoted as e B , can be written as
eB =

f
B

9
∑!
[\< 4 −  + \< 4 −  + 1 − \< (4 − ))( − 4  )]B +
D<

[\< (4 ) + (\< (4 + 1 − \< (4 ))( − 4  )]B .(12)
This interference power depends on the time delay between each transmitter

 and the ;th transmitter,  , the related integer 4 , and how the delay relates with

each combination of spreading sequences <  and   as given by (5). This
interference power along with the thermal noise characteristics of the receiver can
be used to compute the received SNR and hence BER for the CDMA based wireless
links.
4.2.

Bit error rate (BER) analysis
First the BER of the on-chip CDMA wireless interconnects is estimated. The

longest possible wireless link on the proposed 64 core CDMA-WiNoC architecture
was chosen as the intended transmitter-receiver pair. A single interfering CDMA
channel was assumed to estimate the reliability of this link. Interference power from
this interfering transmitter was calculated using equation 12 considering the
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physical separation between the intended and interfering transmitter form the
receiver
The figure 4-3 above shows the plot of the signal to interference power ratio (SIR)
generated by the single interfering transmitter as a function of the difference in the
distance between the intended and interfering transmitter from the receiver. The
worst-case SIR for the proposed 64 core CDMA-WiNoC was calculated by
considering the actual positioning of the wireless transceivers on the proposed 64
core CDMA-WiNoC on the die. The worst case SIR by considering all the 5 interfering
channels is 20dB. This SIR is insignificant compared to the SNR due to the thermal

Figure 4-4-3. Plot of SIR(dB) vs XS (s)

noise in the receiver [24] which is 15dB as explained in the previous chapter.
Consequently, the overall reliability is limited by the receiver characteristics and not
by the misalignment of the CDMA transmissions due to difference in separation
from the receivers. Hence, the CDMA scheme does not introduce additional
reliability concerns in data transmissions over the on-chip wireless links.
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Chapter 5

Conclusions and Future Work

In this work a wireless Network-on-Chip architecture with an efficient
multiple access MAC protocol for the wireless medium based on a CDMA scheme
was designed. Reliability analysis of the MAC protocol was performed and extensive
experimental results are used to evaluate and compare the bandwidth, energy
dissipation and area overheads of the proposed wireless NoC with other wired and
wireless architectures. This chapter summarizes the results obtained during this
thesis work.
Experimental results on comparing different wired architectures with the
proposed 64 core CDMA-WiNoC is summarized as follows. The throughput for the
CDMA-WiNoC was found to be .656 flits/core/cycle which was 16% higher than
SWNoC and almost twice that of the traditional mesh network. The peak achievable
bandwidth of the proposed CDMA-WiNoC for a 64 core system was about 3.35 Tbps
which was found to be 16% higher than its wired counterpart SWNoC and the mesh
network. The average packet energy dissipation of the 64 core CDMA-WiNoC was
about 215nj per packet. The mesh and SWNoC networks on an average spent thrice
and twice the energy respectively compared to a CDMA WiNoC to route a packet
from source to destination. Experimental results also showed that the proposed
CDMA-WiNoC was shown to scale well in terms of throughput, bandwidth and
packet energy dissipation with 64, 128 and 256 cores compared to SWNoC and
mesh networks. Non-uniform traffic simulations showed that the proposed CDMAWiNoC outperformed the SWNoC and moreover was consistent in bandwidth across
all traffic patterns.
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Performance evaluations on comparing CDMA-WiNoC with other wireless
architectures are summarized here. The CDMA-WiNoC showed approximately 40%
and 10% better bandwidth compared to other wireless NoC architecture T-WiNoC
and SD-MAC respectively. However CNT-WiNoC showed about 9% better bandwidth
compared to CDMA-WiNoC. The packet energy dissipation of the SD-MAC and TWiNoC was about thrice and twice respectively compared to the CDMA-WiNoC. The
CNT-WiNOC did show lesser packet energy compared to CDMA-WiNoC architecture.
From the reliability analysis of the wireless interconnects in the CDMAWiNoC system, the worst case SIR was found to be about 20 dB which concludes
that the overall reliability depends on the receiver and not on the misalignment of
the CDMA transmissions.
The future challenges involved in improving the CDMA MAC protocol is to
come up with better receivers, which can provide higher bandwidth in order to
enable faster data transfer. Another challenge is to reduce the area overhead of the
wireless transceivers so that more wireless interconnects can be introduced while
scaling the system to bigger sizes like 512 and 1024 cores. The reliability analysis
assuming fully asynchronous wireless transmitters need to be undertaken along
with implementing efficient error control mechanisms to improve the BER if
needed.
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